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SUMMARY 
A system developed for the AE-B spacecraft will permit the 
delayed recording of any 4-minute orbital data sector. The delay 
is adjustable in 1-minute increments from 1 to 127 minutes. The 
selected time delay is made by presetting a delay timer through 
the command link. A clock is  incorporated in the system to verify 
the preset commands and to record the time of data acquisition. 
This report describes the application of the system to the AE-B 
project and provides the circuit parameters for application to other 
projects. 
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A COMMANDABLE TAPE-RECORDER 
DELAY TIMER AND CLOCK SYSTEM 
FOR AE-B 
INTRODUCTION 
The atmospheric explorer sate lite AE-B has two unique features in its 
data-collection process which set it apart from previous scientific satellites. 
These features are: 
0 a remotely programmed recorder delay timer capable of controlling re- 
corder turn-on after an interval of from 1 to 127 minutes 
0 a parallel-driven clock which provides a binary timebase for verification 
of the record event; verification is achieved by parallel recording of this 
timebase during the actual data-recording period and by transmitting it 
in real time before data playback 
The recorder delay timer and the binary clock, plus associated control circuitry, 
make up the system known as the commandable recorder clock and timer system. 
The AE-B spacecraft closely resembles its predecessor Explorer XVII 
(S-6) in concept and operational aspects, but in addition will include (a) a spin- 
axis orientation system, (b) limited solar-cell capability for modest battery re- 
charge,and (c) a tape recorder for extended geographical coverage. The Ex- 
plorer XVII satellite was commanded on over a station for a 4-minute readout. 
The inclusion of a tape recorder and a commandable delay timer and clock sys- 
tem in AE-B makes possible a complete experiment-data mapping of the orbit 
regardless of tracking-station availability. The system therefore provides a 
means of choosing, in time, any 4-minute sector of the orbit in 1-minute incre- 
ments for the recording of experimental data. This unsophisticated system con- 
sists of a delay timer and clock. 
OPERATIONAL CONSIDERATIONS 
The system operates in three steps: 
(1) A reset command is transmitted through the command link to ready the 
on-board recording system. The spacecraft beacon transmitter is 
automatically turned ON for 1 0  seconds to verify receipt of this reset 
command. 
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(2) A digital binary code (7 bits) is transmitted through the command link 
requesting a certain delay time in 1-minute increments from 1 to 127 
minutes. 
~ 
~ 
When the delay timer counts down from its preset time to zero, the tape re- 
corder is turned ON to the record mode. The clock output and experimental data 
a re  now recorded. The record time is controlled by the programmer which turns 
the recorder OFF at the end of 4 minutes. The clock continues running. 
, 
(3) Finally, a start  command is transmitted which starts the countdown of 
the delay timer from its present position and also starts a count-up of 
a clock (from zero). Both the timer and the clock are shifted by the 
same timebase generator (a 400-cps tuning fork). This start command 
is also verified by a 10-second turn-on of the beacon transmitter. 
When the satellite nears a tracking station, a playback command is trans- 
mitted. The clock time is transmitted for 20 seconds and then shut off. Play- 
back of the tape recorder commences and continues for a period of 4 minutes 
plus 20 seconds. At the end of the playback, the beacon transmitter is again 
automatically energized for 10 seconds to indicate end of playback. 
This three-step procedure starting the generation of a delay time for re- 
cording may be changed at any time by the use of the reset command. If the 
system were reset and a certain delay time were preset, the system's flexibil- 
ity permits a new or different delay time to be entered, even if the clock delay 
timer system had been started. By initiating two reset commands (one to stop 
the countdown and the second to reset), a new delay time may be entered into the 
system and then started by a start command, In the case of giving the two reset 
commands, the beacon transmitter is initiated only for its 10-second verification 
or  when the system is ready to receive its preset commands. 
FUNCTIONAL REQUIREMENTS 
Requirements called for a reasonably low-powered solid-state logic system 
to perform the following functions: 
(1) Accept and store a series of preset commands containing recorder 
turn-on delay-time information ranging from 1 to 127 minutes. 
(2) Upon receipt of a start command, commence the delay-time runout and 
start an elapsed-time clock. Inhibit any further preset command 
information. 
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At timer runout, energize the recorder drive and record electronics. 
Provide a pulse, FF, or  FF,, to programmer No. 1 on an alternate 
cycle basis. Provide elapsed-time information to the recorder. Re- 
move the timer from its power source. 
Accept an OFF bus signal from programmer No. 1 and terminate re- 
corder operation. 
Accept a playback command and provide elapsed-time information to the 
encoder for real-time transmission for 20 seconds. Provide a power 
pulse (to playback) to programmer No. 1 synchronous with the playback 
command. 
Following the 20-second transmission of real-time elapsed time , ener- 
gize therecorder drive and playback electronics. Provide a power 
pulse ( t Z 0  playback) to programmer No. 1. 
Following a second 20-second interval, provide a power pulse (t40 play- 
back) to programmer No. 1. Remove all inactive logic from power 
sources. Prepare system to accept and store a new series of preset 
commands containing new recorder turn-on delay-time information. 
Accept an OFF bus signal from programmer No. 1 and terminate play- 
back operation. If a new series of preset commands is not in storage, 
remove the entire logic system from power sources. If new series of 
preset commands is in storage, comamice deiay timer and elapsed- 
time clock upon receipt of a start command. 
Install sufficient safeguards to guarantee that functional switching is 
truly sequential in nature, Provide a non-lockup feature to cope with 
unforeseeable occurrences. 
Provide a reliable system. 
Inputs and Outputs 
Figure 1, a simplified block diagram of the system, shows the combined 
array of inputs and outputs and their association with the major logic blocks. 
A total of ten commands is available to provide the following capabilities: 
0 Reset (1 command) Channel 14 
0 Timer preset (7 commands) Channels 15 thru 21 
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0 Start (1 command) Channel 22 
0 Playback (1 command) Channel 13 
Output information and switching signals consist of: 
(1) Seven binary-clock data bits - To encoder 
(2) Recorder drive control 
(3) Record electronics control - To record system 
(4) Playback electronics control 
(5) 400-pps 
(6) to playback 
(7) t2, playback 
(8) t40 playback - To programmer No. 1 
(9) FF, (record) 
(10) FF2 (record) 
(11) Reset f lag 
(12) Start flag - To beacon transmitter 
(13) Record flag - To encoder 
Input power and switching signals consists of: 
(1) 9 . 3 v  
(2) 13 .95  v - From battery pack 
(3) 2 0 . 1 5 ~  
(4) Off bus - From programmer No. 1 
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Logic -
Figure 2 is the actual finalized logic diagram of the clock and timer elec- 
tronics. The legend indicates the symbols used for the various logic elements. 
The presence of a circled letter or  number denotes the power source used to 
supply that particular element. Power considerations dictated gating of the 
power supply; this gating is performed according to the schedule presented in 
Figure 3. The cross section shows that the period of maximum power consump- 
tion occurs during the recorder turn-on delay timer operation, and that it ap- 
proximates 150 mw. 
A 400-cps 0.05% resonator provides the basis for accurate timer and clock 
operation. Differentiating and shaping circuits produce the 30ps pulsewidth re- 
quired by the recorder drive circuits. A 24x lo3 incremental magnetic counter 
also uses the 400-pps to produce 1-pps and 1-ppm outputs. The 1-pps drives a 
2x 10'  incremental magnetic counter during the period from t o  to t40 playback. 
The 1-ppm serves as the clock inputs to the timer and the elapsed time clock. 
Appropriate gates are  injected into the timing chain for control. Additionally, 
a strobe output is made available to the timer to prevent premature recorder 
turn-on due to ambiguities. 
The delay timer and the elapsed time clock consist of diode-transistor logic 
counter-type flip-flops specially designed to provide high noise immunity and 
maximum reliability. Triggering threshold levels were set at approximately 2 
volts, about 30 percent of the available triggering amplitude. Special consider- 
ations were made to minimize ground-loop effects by careful routing and use of 
ground returns. 
The output 6 of the clock are buffered before being forwarded to the encoder 
to minimize undesirable loading of the clock as well as to isolate the clock from 
extraneous externally-generated noise voltages. Clock data are in the form of 
a seven-bit binary code. 
The purpose of the clock is to provide elapsed time updated on a minute-by- 
minute basis in synchronism with the delay timer, but active for a longer dura- 
tion, in order to serve as a timebase for verifying the delay timer's operation. 
The delay timer is quite similar to the clock with these exceptions: 
0 It can be programmed externally from a command source to assume an 
updated timecode whose completion cycle is in the form of the desired 
delay time. 
6 
(CANMOW) 
1 
L
J2(1) 
M M C C - Z Z 5  
(CONTINENTAL) 
< r  
t 
I I I 
I 
I 
I 
I - 
I I I 1 I I I I 
I I I I I 
I I I I  
I 
I L I 
LEGEND 
? EMITTER FOLLOWER 
0 +,)I. 
Q t 7 " .  
RC D 
+QQN 
IPPM 
n r r s .  TPF 
t i l o  l-PF 
PLAY 
7 v  
DATA 1 
DaTa 2 
"...TI i 
D I T -  B 
DATA 16 
Figure 2. Clock and Timer Electronics, Logic Diagram 
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0 Internal binary information is fed to a strobed gate to yield the record 
order at the completion of count-up. 
0 This binary information is also fed to a gate which prevents the start 
command from becoming operable until at least one preset bit is installed 
in the timer. 
0 A disconnect system to permit delay timecode programming. 
Control of the timing source , timer , and clock is the prime function of the 
master control flip-flop. At reset command this flip-flop: 
0 Prepares the timer to accept and store delay-time information 
0 Controls the transmission of 400 cycles to the shaping and counting 
circuits 
0 Places the clock in a ready status 
A secondary function is to inhibit premature recorder turn-on by disarming 
the relay drivers. 
At start command the master control: 
0 Enables timer operation 
0 Prevents the introduction of any additional timecode information 
0 Enables the 400-cps timing source 
0 Enables the operation of the elapsed time clock 
Latch relays switched by silicon-controlled rectifiers switch the record 
drive , record electronics, and playback electronics. High-powered output 
pulses (to playback, t20  playback, t40 playback, FF, (record), and FF;! (record)) 
a re  derived through SCR circuitry also. 
Voltage regulation is performed by two regulators: a 'I-volt regulator work- 
ing from a 9.3-volt source , and a 12-volt regulator working from a 13.95-volt 
source. Three power-disconnect relays switch power busses to meet prevailing 
requirements and conserve power. 
To maintain functional switching on a truly sequential basis, SCR drive 
circuits are gated by switching anode power through contacts available on power 
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switching and other latch relays. This feature prevents occurrence of a function 
such as playback until after all the required preceding functions have taken place. 
Command Svstem 
Reset command - The reset command is used to place the system into one 
of two distinct modes on an alternate or non-alternate basis, depending upon the 
program event in process at the time of reset command transmission. A reset 
command (horn) may be applied 45 seconds after the application of the 9.3-volt 
and 13.95-volt power sources. This command resets the entire clock and timer 
electronics system and prepares it for delay-time preset information. A second 
reset command (no horn) applied a minimum of 45 seconds after the first returns 
the system to a de-energized status. This reset action is alternate in nature and 
may be used to abort, clear , o r  recycle the system during any program event 
before t40 playback. 
Transmission of a reset command (horn) after t40 playback (non-alternate) 
energizes the de-energized logic systems. Insertion of a new delay-time pro- 
gram is now possible during the recorder playback mode. This feature permits 
the immediate transmission of a start command after playback termination. 
Note that a reset command transmission after t40 playback must be delayed a 
minimum of 45 seconds after t40 playback has been observed. 
Preset commands - The preset commands program the timer with a seven- 
bit binary delay timecode. Entries can be made immediately after the reset 
command (horn) in serial or  parallel fashion. Changes to the entry can be made 
only by transmitting a reset command (no horn), followed 45 seconds later by a 
reset command (horn). 
Start command - This command begins the clock and timer operation. A 
start horn verifies command execution providing that reset (horn) and preset 
commands were received. At least one bit of delay-time information must be 
in the timer register before the system can be started. 
Playback command - The playback command initiates the to playback 
through t40 playback series of events which includes energizing the playback 
system. Its acceptance depends upon the completion of previous sequential 
events. The action of the OFF bus signal from programmer No. 1 in termina- 
ting the record mode is the playback-command arming feature. A minimum de- 
lay of 45 seconds after the OFF bus signal is required before playback-command 
transmission. 
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FUNCTIONAL SEQUENCE 
Operational procedures required to program the clock and timer electronics 
Power 9.3 volts, 13.95 volts, and 20.15 volts 
45-second wait 
Reset command (horn) 
Preset command(s) (timecode entry) 
Start command (horn) (delay runs out, recorder energizes, OFF bus 
terminates record mode) 
45-second minimum wait after termination of record mode and before 
playback command 
Playback command (to playback through t4, playback, OFF bus termi- 
nates playback mode) 
If new time code entry is to be made during playback mode, then: 
(8) 45-second wait after t40 playback 
(9) Reset command (horn) 
(10) Preset command(s) (new timecode entry) 
(11) Start command (horn) after OFF bus termaates playback mode 
This format and other sequences are  diagrammed in Figure 4. 
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SPECIFICATIONS 
Mechanical 
Size : 
Weight : 
Connectors: 
5 x7 x 1-1/4 inches 
760 grams; 840 grams potted 
J-1 Cannon DCM-37s-NMC-2 (commands) 
P-1 Cannon DCM-37P-NMC-2 (power, switching, & signals) 
J-2 Continental MM-26-22s (test points) 
Construction: Welded-modular 
Potting: Eccofoam FP8, 10 lb per ft3 
Electrical 
Power: 9.3volts-O.D. mw (OFF), 20-11Omw range (ON) 
13.95 volts - 1.5 mw (OFF), 10-40 mw range (ON) 
20.15 volts -recording system switching 
Components: 
Transistors 
Diodes 
63 
266 
Zener diodes 2 
Capacitors 
Resistors 
Relays 
76 
2 94 
9 
Incremental counters 2 
Re sonator s 
14 
1 
Environmental 
Operating temperature range: -20' C to +60° C . 
Other environmental information may be found in AE-B specification 
literature. 
Connector Pin A ssimment s 
J-1 DCM-37s-NMC-2 (Cannon) 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
9. 
10. 
11. 
12. 
Preset 4A 
Preset 2 A 
Preset 2 B 
Start A 
Start B 
Preset 16A 
Playback B 
Preset 16 B 
Preset 32 A 
Preset 32 B 
Preset 1A 
Preset 1 B  
14. Reset B 
15. Reset A 
16. 400 - OFF 
17. gnd spare 
18. gnd spare 
19. N . c .  
20. Preset 4A 
21. Preset 2A 
22. Preset 2 B  
23. Preset 8A 
24. Preset 4 B  
25. Preset 8 B  
27. Preset 64B 
28. Preset 8 A  
29. Preset 64A 
30. Preset 1 A  
31. Preset 1 B  
32. Preset 8 B  
33. Preset 64A 
34. Preset 64 B 
35. Speedup 
36. N.c. 
37. N . c .  
13. Preset 4B 26. Playback A 
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I P-1 DCM-37P-NMC-2 (Cannon) 
1. Drive 14. to playback 
I 2. 20.15 F, 15. Data 64 
3. gnd 
4. gnd 
16. t20 playback 
17. Playback 
5. 13.95D 18. Record flag 
6. 9 .3B 
7. Data 2 
19. Reset flag 
20. Drive 
I 
I 8. 20.15 F, 21. gnd 
9. OFF bus 22. gnd 
10. OFF bus 23. 13.95C 
11. t40  playback 24. Data 1 
12. Data 16 25. 9.3A 
13. Record 26. Data 4 
5-2 MM26-22s (Continental) Test Points 
A. Preset 64 confirm L.  Data 64 
B. Preset 32 confirm M. Data 16 
C .  Preset 16 confirm N.  Data 32 
D. Preset 8 confirm P. 24x103TPF 
E .  Preset 4 confirm R. 2xlOTPF 
F. Preset 2 confirm S. 400- 
27. 
28. 
29. 
30. 
31. 
32. 
33. 
34. 
35. 
36. 
37. 
Start flag 
Data 8 
OFF bus 
t40  playback 
Data 32 
Record 
FF, (record) 
FF, (record) 
Playback 
400-pps 
400-pps 
W. Data 1 
X. l-ppm 
Y. Play 
2.  t 40 playback 
a. t,, playback 
b. to playback 
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H .  Preset 1 confirm 
J .  7v 
K.  Record 
T.  Data 8 
U .  Data 2 
V .  Data 4 
c .  Record 
d.  Playback 
. 
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Figure A-1 . Module Photograph, Top View 
18 
. 
__I____-  
Figure A-2. Module Photograph, Bottom View 
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Figure A-3. Clock and Timer Electronics, Schematic Diagram 
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